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ABSTRACT 
Voltages up to 10,000 volts or higher must be attenuated and measured to provide control 
feedback for many applications like medium voltage generators or pulsed power systems.  
How these medium voltage signals can be conditioned so that they can be input to analog 
control circuits or analog-to-digital converters is the focus of this thesis.  A 
preconditioner circuit takes as input a medium voltage signal and outputs a low voltage 
conditioned signal to an analog-to-digital converter.  Each of the components of the 
preconditioner circuit, a voltage divider and an averaging circuit designed with an 
operational amplifier, contributes to the signal conditioning.  The theoretical 
computations, simulations of the circuit, and experimental data were analyzed for 
congruence.  The 3 dB bandwidth of the experiment’s frequency response was 
significantly reduced compared to that of the simulation’s frequency response because of 
parasitic capacitances in the circuit board. 
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EXECUTIVE SUMMARY 
In this thesis, a signal preconditioner circuit which converts a medium voltage input into 
a low voltage signal to drive an analog-to-digital converter was analyzed.  A signal 
preconditioner circuit has many applications in electronics.  Voltages up to 10,000 volts 
or higher must be attenuated and measured to provide control feedback for many 
applications like medium voltage generators or pulsed power systems.  How these 
medium voltage signals can be conditioned so that they can be input to analog control 
circuits or analog-to-digital converters is the focus of this thesis.  
Two experiments are carried out to analyze the response of the signal 
preconditioner circuit.  In the first experiment, a high voltage signal is connected to the 
voltage divider of the circuit through an isolation transformer to analyze the attenuation 
of the signal and the output signal from the amplifier.  In the second experiment, a low 
voltage signal is connected directly to the averaging circuit to analyze the frequency 
response of the amplifier.  
A preconditioner circuit takes as input a medium voltage signal and outputs a low 
voltage conditioned signal to an analog-to-digital converter.  The signal preconditioner 
circuit, shown on the next page, has three sections.  The first section consists of three 
resistors that form a voltage divider.  The voltage divider of the signal preconditioner 
circuit attenuates the medium voltage input to a low voltage input for the amplifier.   
In the second section of the circuit, the voltage divider branch and a DC offset 
branch connect to the noninverting terminal of an AD8027 operational amplifier.  These 
two branches together form a passive averaging circuit and make up the second section of 
the signal preconditioning circuit.  These two branches are combined to produce an 
average output signal of both branches.   
In experiment one, the voltage for the voltage divider branch input is 120 volts 
root mean square (rms).  This source is galvanically isolated from the low voltage circuit 




voltage for the second experiment is a one volt peak-to-peak sine wave with a 0.5 volt 
DC offset.  The other branch in both experiments is a single resistor with a supply voltage 
of 5.0 volts DC.   
The passive averaging circuit connects to an amplifier which is the third part of 
the signal preconditioner circuit.  The high input impedance of the amplifier is essential 
to prevent loading on the voltage divider.  Without the amplifier in the circuit, the lower 
input impedance of the analog-to-digital converter causes the input current to the analog-
to-digital converter to change the measured voltage.  The feedback loop is connected 
from the output of the amplifier through a resistance to the inverting terminal of the 
amplifier.  The resistor GR  from the inverting terminal of the amplifier to ground is 
ideally infinite so that the operational amplifier gain is unity.  The preconditioner circuit 
for Experiment 1 is shown below.   
 
 
Preconditioner Circuit for Experiment 1. 
 
In both experiments the mean output voltage and peak-to-peak output voltage 
from the oscilloscope were compared with theoretical computations and simulations of 
the circuits.   The mean output voltage and peak-to-peak output voltage from the 
experimental data, simulations, and theoretical computations were approximately equal.  
However, the frequency response from Experiment 2 was significantly attenuated relative 
to that of the simulation of the circuit as a result of unaccounted for parasitic capacitances 
R3 = 51 kΩ 
R4 = 5100 Ω 
R2 = 51 kΩ 
R1 = 4.6 MΩ 
R1 = 4.6 MΩ 
V1 
V2 
V3 = 5V  
RG= 4400 Ω 
RF = 510 Ω 





in the experiment’s circuit board.  When the parasitic capacitances were added to the 
simulation’s schematic, the cutoff frequency matched that for the experimental results.  
The transfer function of the preconditioner circuit was modified with the addition of the 
parasitic capacitances.  This modified transfer function was plotted, and the results 
























In this thesis, the operation of a signal preconditioner circuit is analyzed with both 
simulations and experiment.  This circuit will be part of an isolated high voltage sensor 
for electric ship systems.  Sensing voltages in electric drives and pulsed power weapons 
systems is critical for reliable and autonomous operation.  The results of the simulations 
and experiments are compared to the theoretical results.  From the results, the output and 
frequency response of the circuit are verified for accuracy. 
B. OBJECTIVE 
  The signal preconditioner circuit has been utilized in the design phase for the 
power supply of ship systems.  Commercially available voltage sensing test equipment is 
very expensive.  This high voltage sensor concept realizes a more compact, cost effective 
means to measure high voltage for electric ship sensing requirements.  There is no known 
product on the market with the features of this sensor, i.e., high voltage sensing that 
generates an isolated, digital output signal in real time.  High voltage sensor concepts 
have been described, such as in [1], which is an alternative to a resistive voltage divider. 
The goal of this research was to determine the reasons for a diminished 3 dB 
value from the circuit board’s frequency response to that of simulated frequency response 
of the preconditioner circuit.  Two experiments were designed to analyze the response of 
the signal preconditioner circuit.  These two experiments tested the operation of every 
component of the signal preconditioner circuit, which includes a voltage divider, a 
passive averaging circuit, and an operational amplifier.  In the first experiment, a high 
voltage signal, a 120 volts root mean square (rms) sine wave at 60 Hz, was connected to 
the voltage divider of the circuit with an isolation tranformer to analyze the attenuation of 
the signal and the output signal from the amplifier.  The isolation transformer attenuates 
the voltage to 115 volts rms, and the voltage divider further attenuates the voltage to 
0.868 volts peak.  An isolation transformer is essential when higher voltages are applied 
to the circuit to prevent damage.  If isolation is not used, then the AC ground creates a 
loop with the operation amplifier circuit ground.  In the final application of this circuit, 
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the operational amplifier ground is isolated, and the output is delivered via fiber optics.  
In the second experiment, a low voltage signal, 1.0 volt peak-to-peak sinusoid with a 
mean value of 0.5 volts, is connected directly to the averaging circuit to analyze the 
frequency response of the amplifier.  The frequency range tested for is from 10 to 
5 MHz.   
C. APPROACH      
The first task in this thesis is to perform the theoretical computations for the 
various stages of the signal preconditioner circuit.  The circuits for both of the 
experiments are then simulated, and the results are compared to the theoretical 
computations.  These same circuits were then built and tested, and these measured results 
were compared to the results of the simulations and the theoretical computations.  
D. THESIS ORGANIZATION      
This thesis is organized into four chapters.  The theoretical computations for 
every component of the signal preconditioner circuit, which includes the voltage divider, 
passive averaging circuit, and amplifier, are included in Chapter II.  The experimental 
results and simulations are analyzed and compared with the theoretical computations in 
Chapter III.  The procedures of both experiments are covered in Chapter IV, and the 
conclusions and future work recommendations are in Chapter V. 
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II. CIRCUIT ANALYSIS 
A. REARRANGEMENT OF VOLTAGE DIVIDER BRANCH 
In order to derive the transfer function for the voltage divider, an equivalent 
circuit is derived in this section.  It is shown that the voltage divider can be rearranged to 
yield an equivalent circuit.  All of the voltage divider current in the circuit of Figure 1 is 
flowing through 1R  and 2R , and only a negligible amount is flowing into the branch 
which is connected to the noninverting terminal of the operational amplifier.  The high 
input impedance at the noninverting terminal of the amplifier draws little current.  From 
the datasheet, the input impedance for the AD8027 amplifier is 6 MΩ.   The circuit can 
be rearranged so that the two resistors marked 1R  are connected in series above node BV .  
The current flowing into the amplifier’s noninverting node is unchanged by placing the 
two 1R  resistors in series above node BV .  Figure 1 is the circuit for Experiment 1, and 
Figure 2 is the rearranged circuit with both resistors marked 1R  in series above node BV .   
  
 
Figure 1. Preconditioner circuit for Experiment 1. 
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Figure 2. Rearranged preconditioner circuit for Experiment 1. 
The two resistors marked 1R  in Figure 2 are in series above node BV , sharing the 
same current, so the circuit depicted in Figure 2 is equivalent to the circuit shown in 
Figure 1.  The circuit in Figure 1 was used in the first experiment, and the circuit in 
Figure 2 was only used for analysis purposes. 
B. DETERMINATION OF THE THÉVENIN EQUIVALENT CIRCUIT OF 
THE VOLTAGE DIVIDER USING NODAL ANALYSIS 
We will simplify the voltage divider section of the circuit shown in Figure 2 to its 
Thévenin equivalent circuit.  We want to represent the voltage divider section as the 
equivalent single voltage source and single resistor.  The Thévenin equivalent circuit is a 
simplification technique used in circuit analysis.  We want to find the Thevenin 
equivalent for the voltage at BV .  The ground reference for the signal conditioning circuit 
is 2V .  We want to focus on the behavior of these terminals as the input voltage 1V  is 
adjusted. 
The first step is to determine the Thévenin voltage ThV  which is simply the open-
circuit voltage in the original circuit at BV .  We make the load resistance infinitely large 
so that we have an open-circuit condition at BV .  The Thévenin voltage is calculated with 
a voltage divider at BV  which is calculated in  
VO 
V1 
R1 = 4.6 MΩ 
R4 = 5100 Ω 
R2 = 51 kΩ 
R1 = 4.6 MΩ 
V3 = 5V  
R3 = 51 kΩ 
RG= 4400 Ω 
RF = 510 Ω 










V VV V R
R R
                                               (1) 
From Figure 3, the load resistance to the right of BV  can be seen as infinite giving an 
open-circuit condition at BV .  
 
 
Figure 3. Circuit used to calculate Thévenin voltage. 
 
We next determine the short-circuit current SCi  by placing a short from BV  to 2V  
which is connected to ground.  This causes the current to bypass 2R .  The short circuited 
current still flows through the 1R  resistors.  From Figure 4, a short between BV  and 2V   
can be seen that causes all the current to bypass 2R  .  The short circuited current is 














R1 = 4.6 MΩ 
R1 = 4.6 MΩ 
VTh = VOC 




                                                                
Figure 4. Circuit used to determine short-circuit current. 
 The Thévenin resistance is the ratio of the open-circuit voltage to the short-circuit 
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V R R R RR V Vi R R
R

                                     (3) 
 
The 1R  and 2R  resistors in the circuit are reduced to an equivalent Thévenin 
voltage and Thévenin resistance [2].  This simplified Thévenin branch and the 3V  branch 
in Figure 2 make a passive averaging circuit and are shown in Figure 5.  Figure 5 is a 
representation of a passive averaging circuit because it averages the voltages of the two 




R1 = 4.6 MΩ 
R1 = 4.6 MΩ 






Figure 5. Thévenin equivalent circuit for preconditioner circuit. 
The following equations show the steps in deriving an output voltage for the 
averaging circuit using the Thévenin equivalent circuit shown in Figure 5. 






V V V V
R R R
     (4)   
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      
 (5) 
   
Solving for AV  on the left side of (5), we get (6), the output voltage of the averaging 
















       
 (6) 
 
Next, a nodal analysis is done at the inverting terminal of the operational 
amplifier.  The voltage at the inverting terminal is AV .  The voltages at both terminals are 
VO 
R4 = 5100 Ω
VTh  
RTh  
V3 = 5V  
R3 = 51 kΩ 
RG= 4400 Ω 
RF = 510 Ω 




assumed to be equal because the operational amplifier is assumed to be an ideal 
operational amplifier [4].  This nodal analysis gives  
 




    (7) 
 
The term OV  in (7) is moved to the left hand side to get 
 
 1 1 .O F GA A
F F G F G
V R RV V
R R R R R
                 
  (8) 
 
Multiplying both sides of (8) by FR , we see that the FR  terms cancel on both sides, and  
 




    
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                    
  (10) 
 
Equation (10) gives the output voltage in terms of the two input voltages and the 
resistances of the circuit.  The output voltage of (10) can be easily predicted because the 
equation has only constant voltages and resistances in it.   However, there are frequency 
varying impedances due to parasitic capacitances in the actual circuit board transfer 
function.  These parasitic capacitances effect the frequency response of the experimental 
results so that they do not match the simulation results.  The preconditioner circuit is 
band limited by the parasitic capacitances found in the circuit board.  
Equation (10) is the output equation for the circuit in Figure 2.  This equation 
should correctly predict the output voltage of the preconditioner circuit.  If the all the 
components of the preconditioner circuit are operating correctly, than the theoretical 
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results should correspond with both the simulated and experimental results.  In Chapter 
III we will find out if all the results are in agreement with each other.  Next, we will 
deduce the frequency in which the experimental results do not match up with simulation 
and theoretical results.  Finally, we will determine the discrepancies between the 
experimental and simulation results and correct those discrepancies so that the results will 
be in accordance with design specifications. 
  
  10
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III. DATA ANALYSIS 
Two experiments are used to analyze the response of the signal preconditioner 
circuit.  In Figure 6, the preconditioner circuit board can be seen for Experiments 1 and 2.  
It includes the operational amplifier and the resistors that were used in both experiments.  
In the first experiment, a high voltage signal is connected to the voltage divider of the 
circuit to analyze the attenuation of an isolated higher voltage signal and the output signal 
from the amplifier.  In the second experiment, a low voltage signal BV  is connected 
directly to the averaging circuit to analyze the frequency response of the amplifier.  The 
experimental output values are compared to theoretical and simulated values for each 
respective experiment. 
In the experimental results, calculations use measured values for resistances from 
a voltmeter.   
 
 
Figure 6. Circuit board for preconditioner testing. 
All simulations results in this chapter were done using the PSPICE simulation 
program. All experimental measurements were done with the Tektronix TD 3014B, Four 
Channel Color Digital Phosphor Oscilloscope.  All the oscilloscope images were 
transferred from the oscilloscope to the computer.  
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A. EXPERIMENT 1 
1. Calculation of Mean Output Voltage and Peak-to-Peak Output 
Voltage 
In the first experiment, a higher voltage signal is connected to the voltage divider 
of the circuit through an isolation transformer to analyze the attenuation of the signal and 
the output signal from the amplifier.  From Figure 7, the voltage transformer and voltage 
divider can be seen from Experiment 1.  The yellow insulators cover two 4.6 M  
resistors, while the exposed resistor is 51 k .  The isolation transformer (left side of 
Figure 7) is necessary to break the ground loop that would otherwise occur between the 
sensed voltage and the power supply for the preconditioner circuit.  In the target 
application, the preconditioner would be driven with a battery, and the input signal can be 
connected directly to the preconditioner input without an isolation transformer. 
 
 
Figure 7. Isolation transformer and voltage divider circuit. 
Recall the circuit in Figure 1 was used in the first experiment, and the circuit in 
Figure 2 is only used for analysis purposes.  We next show how the experimental output 
values compared to theoretical and simulated values for the first experiment. 
The voltage divider attenuated the input voltage of 115 volts rms, 162.7 volts 
peak, with a DC component of 0 volts to 0.868 volts peak, at node BV  according to  





4.837 4.695 51.15Th OC
kV V
M M k
      (11) 
 
Note that the peak-to-peak voltage at BV  is 1.736 volts and that the DC 
component is 0 volts.  At node AV  a DC component of 2.51 volts is added to the 
sinusoidal input wave while the peak-to-peak voltage is decreased from 1.736 volts to 
0.86 volts because of the averaging circuit.  The averaging circuit is comprised of the BV  
and 3V  branches.  The voltage is further increased to 2.80 volts DC with a peak-to-peak 
voltage of 0.97 volts at the output of the amplifier.  The calculated mean output voltage 
and peak-to-peak output voltage at OV  match the values in Figures 8 and 9.  In Figure 8, 
the input sinusoidal wave to the noninverting terminal of the amplifier is on channel 4, 
and the output sinusoidal wave of the amplifier is on channel 1.  From Figure 9, the 
output sinusoidal wave can be seen from the simulation from PSPICE.  The mean output 
voltage and peak-to-peak output voltage at OV  is slightly larger than the mean input 
voltage and peak-to-peak input voltage to the amplifier at node AV  because the gain of 
the noninverting amplifier is slightly greater than unity.  In the following equations, ThV  
and OV  are calculated for Experiment 1. 
The first step is to calculate the open-circuit voltage using the peak voltage of the 
voltage source.  The rms voltage of the voltage source is 120 volts but is attenuated by 
the isolation transformer to 115 volts.  When the 115 volts rms voltage is converted to 
peak voltage, the value becomes 162.7 volts, which is used in Equation (11).  
Once the open-circuit voltage is found, the short-circuit current is calculated by 
placing a short between BV  to 2V .  The short-circuit current is calculated to be  





                                (12) 
The short-circuit current is needed in order to calculate the Thévenin resistance.  
Thévenin resistance ThR  can easily be determined because it is the ratio of the open-
circuit voltage to the short-circuit current.  Now substituting the appropriate values into 
(10), we get  
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R R RR R k kV
R
k kR R R
                                             

f 2.80V
0.97Vpp   (13) 
to compute the output voltage.  
 
From (13), the mean voltage is 2.80 volts with a maximum value of 3.28 volts and 
a minimum value of 2.31 volts.  The peak-to-peak output voltage is 0.97 volts.  The 
results obtained from (13) are approximately equal to the output mean voltage and output 
peak-to-peak voltage seen in Figures 8 and 9.  In Figure 8, the input sinusoidal wave to 
the noninverting terminal of the amplifier is on channel 4, and the output sinusoidal wave 
of the amplifier is on channel 1.  From Figure 9, the output sinusoidal wave can be seen 
from the simulation from PSPICE.  The output mean voltage and output peak-to-peak 
voltage are similar to the theoretical values calculated earlier in this chapter.  The 
theoretical, simulation, and experimental values for Experiment 1 are tabulated in  
Table 1.   
Table 1.   Tabulated results for Experiment 1. 
 Mean Voltage of Output Peak-to-Peak Voltage of Output
Theoretical Values 2.80 V 0.97 V 
Simulation Values 2.80 V 0.96 V 





Figure 8. Measured signal at 60 Hz from the oscilloscope.                     
  
 
Figure 9. Simulation of signal at 60 Hz from PSPICE. 
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B. EXPERIMENT 2 
1. Calculation of Mean Voltage and Peak-to-Peak Voltage 
The preconditioner response to a variable frequency sine wave from a function 
generator was measured in Experiment 2.  From Figure 10, the experimental circuit can 
be seen for Experiment 2. 
 
Figure 10. Circuit for Experiment 2. 
Equation (10) was modified to fit the parameters of Experiment 2.  There is not a 
ThR  variable, and ThV  was replaced with the voltage source BV  from Figure 10.  The 
voltage BV , the input sinusoidal wave, has a one volt peak-to-peak voltage swing with a 
one-half volt DC offset.  These are arbitrary values but were used to demonstrate the 
behavior of the circuit.  The output voltage OV   is determined from appropriate 
substitutions into (10) to obtain  
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             (14) 
R4 = 5107 Ω 
R3 = 55.72 kΩ RG= 4346Ω 
RF = 508.4 







From (14), the mean voltage is 0.98 volts with a maximum value of 1.49 volts and 
a minimum value of 0.47 volts.  The peak-to-peak output voltage is 1.02 volts.  The 
results from (14) are approximately equal to the mean output voltage and the peak-to-
peak output voltage of Figure 11 from the oscilloscope and Figure 12 from the 
simulation.  From the oscilloscope output shown in Figure 11 with channel 4 as the input 
and channel 1 as the output, the experimental mean output voltage is 0.968 volts, and the 
experimental peak-to-peak output voltage is 1.04 volts.  From the PSPICE simulation in 
Figure 12, the sinusoidal wave has a mean output voltage is 0.968 volts, and the peak-to-
peak output voltage is 1.02 volts.  The theoretical, simulation, and experimental values 
from Experiment 2 are tabulated in Table 2. 
Table 2.   Tabulated results for Experiment 2. 
 Mean Voltage of Output Peak-to-Peak Voltage of Output 
Theoretical Values 0.98 V 1.02 V 
Simulation Values 968 mV 1.02 V 
Experimental Values 968 mV 1.04 V 
 
 




Figure 12. Signal frequency of 100 kHz.                       
2.  Calculation of 3 dB Point  
The 3 dB frequency occurs at the point where the peak-to-peak output voltage is 
0.707 times the peak-to-peak input voltage.  In Experiment 2, from  
 
3 dB Voltage .707 Peak-to-Peak Output Voltage
.707 1.02 0.721V
 
    (15) 
the 3 dB voltage is approximately 0.721 V. 
 The simulation software and the spectrum analyzer have considerably different 
results for the 3 dB frequency.  The 3 dB frequency from the simulation is at 66.578 
MHz, which is significantly larger than the 3 dB frequency of 3.69 MHz from the 
spectrum analyzer.  From Figures 13 and 14, the frequency sweeps can be seen from the 
spectrum analyzer and simulation results, respectively [5].  To measure the frequency 
sweep of the spectrum analyzer, we connected the spectrum analyzer to the noninverting 
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terminal of an AD8027 amplifier, AIN, and to the output of the AD8027 amplifier, test 
point TPA.  Those two points measured the frequency response of the AD8027 amplifier.  
From Figure 13, we made a marker at the lowest frequency after the spike in the lower 
frequencies of the figure.  This spike is caused the by DC component of the lower 
frequencies.  We then put another marker 3 dB down on the curve.  Finally, we turned the 
markers off to obtain the absolute frequency at the 3 dB point, 3.69 MHz, and the 
absolute power at that point, -0.69 dBm. 
 The AD8027 Analog Devices specification sheet gives a 3 dB bandwidth range 
which is closer to the 3 dB frequency of 66.578 MHz from the simulation software.  The 
specification sheet gives a 3 dB bandwidth range of 203–2 MHz for an input voltage of 
two volts peak-to-peak with an amplifier gain of one.  Additionally, the specification 
sheet gives a one fifth volt peak-to-peak input voltage with an amplifier gain of one a  
3 dB bandwidth range from 1381–90 MHz.  The input voltage for Experiment 2 was one 
volt peak-to-peak with an amplifier gain of approximately one, so the expected 3 dB 
frequency would be somewhere in between those ranges.  The 3 dB frequency of  
66.578 MHz from the simulation software falls nicely in between those ranges and is 
therefore realistic [6]. 
 
 
Figure 13. Frequency sweep on spectrum analyzer.  




Figure 14. Frequency sweep in PSPICE.  
The peak-to-peak output voltage at the 3 dB frequency is attenuated to 0.707 
times the pass band peak-to-peak output voltage at 100 kHz.  From the simulation results, 
in Figure 15, the input waveform can be seen for the circuit in Figure 10.  From Figures 
12 and 16, the output waveforms can be seen at 100 kHz and 66.578 MHz, respectively.  
From Figure 16 it can be seen that the peak-to-peak output voltage at the 3 dB frequency, 
66.578 MHz, has attenuated to approximately 0.707 times the peak-to-peak output 
voltage from Figure 11.  The peak-to-peak output voltage decreased from 1.02 volts to 
approximately 0.721 volts.  The expected peak-to-peak output voltage at the 3 dB 




Figure 15. Signal frequency input of 100 kHz.  
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Figure 16. Signal frequency output of 66.578 MHz.  
From Figures 17 and 18, the measured output waveforms can be seen at 100 kHz 
and 3.69 MHz, the 3 dB frequency from the Spectrum Analyzer, on channel 1 in each 
respective figure.  The input sinusoidal wave on channel 4 in each respective figure is a 
one volt peak-to-peak voltage swing with a one half volt DC offset.  Just as with the plots 
from the simulation software, there is a decrease in peak-to-peak output voltage to 
approximately 0.707 times the pass band peak-to-peak output voltage.  The peak-to-peak 
output voltage decreased from 1.04 volts to 0.741 volts.   




Figure 17. Signal frequency of 100 kHz.  
 
     
Figure 18. Signal frequency of 3.69 MHz.  
From Table 2, the natural attenuation can be seen in peak-to-peak output voltage 
for the circuit in Figure 10 from experimental data.  This circuit behaves as a low-pass 
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filter with a bandwidth of 3.69 MHz.  After the 3 dB frequency, the peak-to-peak output 
voltage decays linearly at 20 dB per decade in frequency [5]. 
Table 3.   Frequencies effect on output waveform. 
Input Frequency Mean Voltage of Output Peak-to-Peak Voltage of Output
10 kHz 962 mV 1.04 V 
500 kHz 978 mV 1.00 V 
1 MHz 1.02 V 1.00 V 
1.5 MHz 954 mV 960 mV 
2.0 MHz 996 mV 923 mV 
2.5 MHz 1.01 V 860 mV 
3.0 MHz 1.00 V 820 mV 
3.5 MHz 998 mV 742 mV 
4.0 MHz 1.00 V 740 mV 
4.5 MHz 999 mV 681 mV 
5.0 MHz 985 mV 684 mV 
 
3.  Analyzing the Differences between the Experimental and Simulated 
 Frequency Responses 
The difference between the experimental and simulated frequency responses was 
because the simulation circuit model did not account for the parasitic capacitances of the 
actual circuit board.  Whereas the operational amplifier has a bandwidth of about 190 
MHz, the parasitic capacitances in the circuit greatly reduce the bandwidth.  This is a 
useful result because it identifies how the circuit bandwidth can be improved in the 
future.  A parasitic capacitance was created between the ground plane and both 
operational amplifier terminals.  Both elements form a capacitor because they are 
insulated from one another, carrying a charge, and have a voltage potential between them.  
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From Figure 19, the circuit can be seen with the two parasitic capacitances between the 
ground plane and both operational amplifier terminals.  The parasitic capacitances are 
labeled Cp1 and Cp2 in Figure 19.   
 
Figure 19. Circuit for Experiment 2 with parasitic capacitances. 
From the simulation in Figure 20, it can be seen that the 3 dB point was reduced 
to 3.69 MHz, which is the same as the experimental frequency response in Figure 14.  
The transfer function for the circuit in Figure 19 is 
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                               (16) 
The transfer function in (16) is plotted in Figure 21.  From Figure 21, it can be 
seen that the 3 dB bandwidth of 3.69 MHz matches the value in Figure 20.  The 
calculated value of the voltage at the 3 dB frequency is  
      
   










         
                
(17) 
Cp2 =  
1 pF 
R1 = 5107 Ω 
R3 = 55.72 kΩ 
Cp1 = 3.98 pF 
RG= 4420Ω 
RF = 508.4 







It can be seen that this result matches those in Figures 13 and 20 [7].  
 
 
Figure 20. Simulation of circuit for Experiment 2 with parasitic capacitances. 
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Figure 21.  Plot of simulation of circuit for Experiment 2 with parasitic capacitancs.  
In this chapter, we compared the experimental output values to the theoretical and 
simulated values for each respective experiment.  In Chapter IV, we will go over both 






























3 dB @ 3.69 MHz for .721 V 
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IV. RESEARCH EXPERIMENTS 
Two experiments were designed to analyze the response of the signal 
preconditioner circuit.  These two experiments test the operation of every component of 
the signal preconditioner circuit, which includes the voltage divider, passive averaging 
circuit, and  operational amplifier.  In the first experiment, a high voltage signal, a 120 
volts rms sine wave at 60 Hz from the bench electrical outlet, is connected to the voltage 
divider of the circuit with an isolation transformer to analyze the attenuation of the signal 
and the output signal from the amplifier.  In the second experiment, a low voltage signal, 
a one volt peak-to-peak sine wave with a mean value of 500 mV, is connected directly to 
the averaging circuit to analyze the effect of the frequency response of the amplifier.  The 
frequency range tested for the first experiment is from 10 kHz to 5 MHz.   
In Chapter III the expected results from both of the experiments and simulations 
should correspond to the theoretical computations for each respective experiment.  These 
theoretical computations are based on circuit analysis performed in Chapter II. 
In this chapter both experiments are described in detail.  Both experiments are 
broken up into four sections which are titled:  purpose, equipment, set-up, and procedure.  
In Experiment 1 the voltage divider was utilized to determine the attenuation of the 
signal.  Additionally, the output of circuit is analyzed to determine its agreement with 
both theoretical and simulated values.  In Experiment 2 the frequency response of the 
circuit was analyzed, and the 3 dB frequency was determined using the spectrum 
analyzer.  The experimental and simulation frequency responses were different due to 
parasitic capacitances in the experimental circuit board.  The preconditioner circuit was 
band limited by the parasitic capacitances found in the circuit board.  We performed a 
simulation with parasitic capacitances added to the circuit. 
If the experimental results match the theoretical and simulation results, then the 
signal preconditioner circuit has been properly designed and built to function within 
specifications. A properly functioning signal preconditioner circuit has many applications 
in electronics.  Voltages up to 10,000 volts or higher can be attenuated and measured to 
provide control feedback for many applications like medium voltage generators or 
 
  30
pulsedpower systems.  The conditioned signal can be inputted to analog control circuits 
or analog-to-digital converters to ensure that the equipment is operating within 
specifications.  
A. EXPERIMENT 1 
1. Purpose 
A high voltage signal is connected to the voltage divider of the circuit to analyze 
the attenuation of the signal and the output signal from the amplifier.   
2. Equipment 
a. Agilent E3631A, triple output DC power supply 
b. Tektronix TDS 3014B, four channel color digital phosphor 
oscilloscope 
c. Analog Devices AD9220 evaluation board 
d. Hammond Manufacturing 115 volt isolation transformer 
e. T-connector 
f. Voltage divider branch 
3. Setup 













Figure 23. Isolation transformer plugged into wall outlet. 














Figure 25. Voltage divider branch connected to oscilloscope via T-connector. 
e. Connect the input to the evaluation board, AIN, to the oscilloscope via the 
other end of the T-connector. 
 
 







f. Connect the power supply to the evaluation board.  Use the points +5D 
and DGND on the evaluation board.  The power supply will provide the 5 
volts DC component to the  3V  branch for the averaging circuit.   
 
 
Figure 27. Power supply connected to evaluation board. 
g. Connect the output of the evaluation board to the oscilloscope.  Use the 
points TPA and TPL on the evaluation board. 
 
 







a. Turn on the power to the oscilloscope, power supply, and function 
generator. 
b. Set the power supply to +5 volts. 
c. Observe 60 Hz input and output waveforms on oscilloscope.  Copy a 
picture onto a disk from the oscilloscope. 
d. Simulate circuit from Figure 2 on PSPICE and compare results with 
experimental data and theoretical computations. 
B. EXPERIMENT 2 
1. Purpose 
In this experiment, a low voltage signal at a range of frequencies was inputted 
into the circuit to analyze the frequency response of the circuit.  From analysis of the 
frequency response of the circuit, the 3 dB frequency, where the peak-to-peak output 
voltage is .707 times the  peak-to-peak input voltage, can be determined from the output.   
2. Equipment  
a. Agilent E3631A, triple output DC power supply 
b. Tektronix TDS 3014B, four  channel color digital phosphor oscilloscope 
c. Analog Devices AD9220 evaluation board 
d. Hammond Manufacturing 115 volt isolation transformer 
e. T-connector 
f. Voltage divider branch 
3. Setup 




Figure 29. T-connector plugged into oscilloscope. 





Figure 30. Function generator connected to oscilloscope via T-connector. 
c. Connect the input to the evaluation board, AIN, to the oscilloscope via 








Figure 31. Oscilloscope via T-connector connected to evaluation board. 
 
d. Connect the power supply to the evaluation board.  Use the points +5D 
and DGND on the evaluation board.  The power supply will provide 




Figure 32. Power supply connected to evaluation board. 
e. Connect the output of the evaluation board to the oscilloscope.  Use 








Figure 33. Evaluation board connected to oscilloscope. 
 
4. Procedure 
a.  Turn on the power to the oscilloscope, power supply, and function 
     generator. 
b. Set the power supply to +5 volts. 
c.  Set the function generator to output a 1 volt peak-to-peak sine wave 
with a mean value of 500 mV.  The signal will have a mean value of 
500 mV by giving it a DC offset of 500 mV. 
d. Step through the following frequencies: 
10 kHz, 100 kHz, 500 kHz, 1 MHz, 1.5 MHz, 2 MHz, 2.5 MHz,  
3 MHz, 3.5 MHz, 3.69 MHz, 4 MHz, 4.5 MHz, 5 MHz 
Copy a picture from the oscilloscope onto a disk for each frequency. 
e. Connect the output of the evaluation board to the spectrum analyzer.  
Observe the frequency response of the circuit on the screen of the 
spectrum analyzer.  Connect the spectrum analyzer to the noninverting 
terminal of an AD8027 amplifier, AIN, and to the output of the 
AD8027 amplifier, test point TPA.  Those two points allow the 
frequency response of the AD8027 amplifier to be measured.  Make a 




of the figure.  This spike is caused the by the DC component of the 
lower frequencies.  Then put another marker 3 dB down on the curve 
and turn the markers off so that it gives an absolute frequency at the 3 
dB point and the absolute power at that point. 
 
            
 
Figure 34. Spectrum analyzer. 
f. Simulate circuit from Figure 10 on PSPICE and compare results with 
experimental data and theoretical computation.  How is the simulated 
frequency response different from the experimental frequency 
response? 
g. Simulate circuits from Figure 19 in PSPICE and compare results with 
experimental data and theoretical computation.  How is this 
simulation’s frequency response compared to the experimental 
frequency response?  Why are it the same or different to the 





In this chapter, the two experiments were explained in detail.  Both experiments 
were necessary to analyze the response of the circuit in Figure 1.  In the next chapter, we 
present the conclusions from the experiments and point out further work 
recommendations that would expand upon the results of this thesis. 
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V. CONCLUSIONS/FURTHER RESEARCH 
A. CONCLUSIONS 
For both experiments, the experimental results closely match both theoretical and 
simulation results, except in frequency response.   The mean output voltage and the peak-
to-peak output voltage are approximately equal in theoretical computations, simulations 
of the circuit, and experimental data.  The experimental 3 dB point was significantly 
smaller than that of the simulation’s frequency response.  This is due to parasitic 
capacitances in the experimental circuit board.  This means that the signal preconditioner 
circuit was correctly modeled and inefficiencies were determined.  The circuit board’s 
frequency response was band limited by the parasitic capacitances in the circuit board.  If 
the circuit board was built to reduce the parasitic capacitances, the circuit board would 
operate with higher bandwidth.  The preconditioner circuit would then be designed to 
operate in a wider dynamic range of frequencies. 
B. FURTHER WORK 
We designed, built, and analyzed a signal preconditioner circuit.  The circuit 
frequency response could be improved with correctly placed compensatory capacitors to 
negate the effects of parasitic capacitances, as suggested in [7].  Two compensatory 
capacitors would have to be added to the preconditioner circuit. The capacitor would be 
placed in parallel with RF to cancel the effect of Cp2 and then feedback factor will look 
purely resistive.  Another capacitor would be placed in parallel to R4 to compensate for 
the effects of the parasitic capacitance Cp1 and then P BV V .  A properly conditioned 
signal from this signal preconditioner circuit can be inputted to analog control circuits or 
analog-to-digital converters to ensure the equipment is operating within specifications.  If 
a conditioned signal detects that the equipment is not operating within specifications, a 
protocol must be put into place to automatically adjust the equipment.  For further 
research, circuitry or a program could be designed to place the equipment back to 
operating within specifications.  This circuitry could to placed locally or remotely to the 
equipment.  If the circuitry is placed remotely, then it would have to be connected to the 
operating equipment by a computer network, such as a Local Area Network.  
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